Defines | |
| #define | RNGC_COMMAND_ZEROS_MASK 0xffffff8c |
| #define | RNGC_COMMAND_SOFTWARE_RESET 0x00000040 |
| #define | RNGC_COMMAND_CLEAR_ERROR 0x00000020 |
| #define | RNGC_COMMAND_CLEAR_INTERRUPT 0x00000010 |
| #define | RNGC_COMMAND_SEED 0x00000002 |
| #define | RNGC_COMMAND_SELF_TEST 0x00000001 |
| #define RNGC_COMMAND_CLEAR_ERROR 0x00000020 |
Clear error from Error Status register (and interrupt).
| #define RNGC_COMMAND_CLEAR_INTERRUPT 0x00000010 |
Clear interrupt & status.
| #define RNGC_COMMAND_SEED 0x00000002 |
Start RNGC seed generation.
| #define RNGC_COMMAND_SELF_TEST 0x00000001 |
Perform a self test of (and reset) the RNGC.
| #define RNGC_COMMAND_SOFTWARE_RESET 0x00000040 |
Perform a software reset of the RNGC.
| #define RNGC_COMMAND_ZEROS_MASK 0xffffff8c |
These bits are unimplemented or reserved.
| © Freescale Semiconductor, Inc., 2007.
All rights reserved. Freescale Confidential Proprietary NDA Required |
|