SMN Command Register Definitions (SMN_COMMAND)

Defines

#define SMN_COMMAND_ZEROS_MASK   0xffffff70
#define SMN_COMMAND_TAMPER_LOCK   0x10
#define SMN_COMMAND_CLEAR_INTERRUPT   0x8
#define SMN_COMMAND_CLEAR_BIT_BANK   0x4
#define SMN_COMMAND_ENABLE_INTERRUPT   0x2
#define SMN_COMMAND_SET_SOFTWARE_ALARM   0x1

Detailed Description


Define Documentation

#define SMN_COMMAND_CLEAR_BIT_BANK   0x4

Clear SMN Bit Bank

#define SMN_COMMAND_CLEAR_INTERRUPT   0x8

Clear SMN Interrupt

Referenced by OS_DEV_ISR(), scc_cleanup(), scc_init(), and setup_interrupt_handling().

#define SMN_COMMAND_ENABLE_INTERRUPT   0x2

Enable SMN Interrupts

Referenced by scc_init(), and setup_interrupt_handling().

#define SMN_COMMAND_SET_SOFTWARE_ALARM   0x1

Set Software Alarm

Referenced by scc_set_sw_alarm().

#define SMN_COMMAND_TAMPER_LOCK   0x10

Lock Tamper Detect Bit

#define SMN_COMMAND_ZEROS_MASK   0xffffff70

These bits are unimplemented or reserved

footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen