SCM Control Register definitions (SCM_CONTROL).

Defines

#define SCM_CONTROL_ZEROS_MASK   0xfffffff8
#define SCM_CONTROL_START_CIPHER   0x04
#define SCM_CONTROL_CHAINING_MODE_MASK   0x02
#define SCM_CONTROL_CIPHER_MODE_MASK   0x01

Detailed Description

These values are used with the SCM_CONTROL register.


Define Documentation

#define SCM_CONTROL_CHAINING_MODE_MASK   0x02

CBC/ECB flag. See Chaining Mode bit definitions.

#define SCM_CONTROL_CIPHER_MODE_MASK   0x01

Encrypt/decrypt choice. See Cipher Mode bit definitions.

#define SCM_CONTROL_START_CIPHER   0x04

Setting this will start encrypt/decrypt

Referenced by scc_crypt(), scc_decrypt_slot(), and scc_encrypt_slot().

#define SCM_CONTROL_ZEROS_MASK   0xfffffff8

These bits are zero or reserved

footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen