RNGA Registers

Defines

#define RNGA_CONTROL   0x00
#define RNGA_STATUS   0x04
#define RNGA_ENTROPY   0x08
#define RNGA_OUTPUT_FIFO   0x0c
#define RNGA_MODE   0x10
#define RNGA_VERIFICATION_CONTROL   0x14
#define RNGA_OSCILLATOR_CONTROL_COUNTER   0x18
#define RNGA_OSCILLATOR1_COUNTER   0x1c
#define RNGA_OSCILLATOR2_COUNTER   0x20
#define RNGA_OSCILLATOR_COUNTER_STATUS   0x24

Detailed Description

These are the definitions for the RNG registers and their offsets within the RNG. They are used in the register_offset parameter of rng_read_register() and rng_write_register().


Define Documentation

#define RNGA_CONTROL   0x00

Control Register. See RNGA Control Register Definitions.

Referenced by main().

#define RNGA_ENTROPY   0x08

Register for adding to the Entropy of the RNG

#define RNGA_MODE   0x10

Mode Register. Non-secure mode access only. See RNG Mode Register Definitions.

#define RNGA_OSCILLATOR1_COUNTER   0x1c

Oscillator 1 Counter Register. Non-secure mode access only. See RNG Oscillator (1 and 2) Counter Register Definitions.

#define RNGA_OSCILLATOR2_COUNTER   0x20

Oscillator 2 Counter Register. Non-secure mode access only. See RNG Oscillator (1 and 2) Counter Register Definitions.

#define RNGA_OSCILLATOR_CONTROL_COUNTER   0x18

Oscillator Control Counter Register. Non-secure mode access only. See RNG Oscillator Counter Control Register Definitions.

#define RNGA_OSCILLATOR_COUNTER_STATUS   0x24

Oscillator Counter Status Register. Non-secure mode access only. See RNG Oscillator Counter Status Register Definitions.

#define RNGA_OUTPUT_FIFO   0x0c

Register containing latest 32 bits of random value

#define RNGA_STATUS   0x04

Status Register. See RNGA Status Register Definitions.

Referenced by main().

#define RNGA_VERIFICATION_CONTROL   0x14

Verification Control Register. Non-secure mode access only. See RNG Verification Control Register Definitions.

footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen