SKHA Mode Register Values

Defines

#define sah_insert_skha_modulus_128   0x00001e00

Detailed Description

These are bit fields and combinations of bit fields for setting the Mode Register portion of a Sahara Descriptor Header field.

The parity bit has been set to ensure that these values have even parity, therefore using an Exclusive-OR operation against an existing header will preserve its parity.


Define Documentation

#define sah_insert_skha_modulus_128   0x00001e00
footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen