Mt9v111 Core Register structure.
select address bank for Core Register 0x4
Referenced by mt9v111_config(), and mt9v111_sensor_lib().
Image core Registers written by image flow processor
Starting Column
1 means zoom by 2
Referenced by mt9v111_config(), and mt9v111_sensor_lib().
Gain Settings
Horizontal Blank time, in pixels
Referenced by mt9v111_config(), and mt9v111_sensor_lib().
Register to control sensor output
pixel date rate
Referenced by mt9v111_config(), and mt9v111_sensor_lib().
Readmode: aspects of the readout of the sensor
Referenced by mt9v111_config(), and mt9v111_sensor_lib().
Vertical Blank time, in pixels
Referenced by mt9v111_config(), mt9v111_rate_cal(), and mt9v111_sensor_lib().
Window Height
Referenced by mt9v111_config().
Window Width
Referenced by mt9v111_config().
Row start in the Zoom mode
Referenced by mt9v111_config().
Column start in the Zoom mode
Referenced by mt9v111_config().
© Freescale Semiconductor, Inc., 2007.
All rights reserved. Freescale Confidential Proprietary NDA Required |
![]() |