REGISTER_SSI_NETWORK Struct Reference

This structure lists all of the fields in the SSI_NETWORK hardware register. More...

Data Fields

REGFIELD CDCTXRXSLOT
REGFIELD CDCTXSECSLOT
REGFIELD CDCRXSECSLOT
REGFIELD CDCRXSECGAIN
REGFIELD CDCSUMGAIN
REGFIELD CDCFSDLY
REGFIELD STDCSLOTS
REGFIELD STDCRXSLOT
REGFIELD STDCRXSECSLOT
REGFIELD STDCRXSECGAIN
REGFIELD STDCSUMGAIN

Detailed Description

This structure lists all of the fields in the SSI_NETWORK hardware register.


Field Documentation

Codec framesync delay

Codec secondary receive channel gain setting - 2 bits

Codec secondary receive timeslot - 2 bits

Codec summed receive signal gain setting

Codec timeslot assignment - 2 bits

Codec secondary transmit timeslot - 2 bits

Stereo DAC secondary receive channel gain setting - 2 bits

Stereo DAC secondary receive timeslot - 2 bits

Stereo DAC timeslot assignment - 2 bits

Stereo DAC number of timeslots select - 2 bits

Stereo DAC summed receive signal gain setting

footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen