Provides an interface to the SAHARA hardware registers. More...
Defines | |
#define | SAH_HDR_LLO 0x01000000 |
Functions | |
sah_Execute_Status | sah_Wait_On_Sahara () |
int | sah_HW_Reset (void) |
fsl_shw_return_t | sah_HW_Set_HA (void) |
uint32_t | sah_HW_Read_Version (void) |
uint32_t | sah_HW_Read_Control (void) |
uint32_t | sah_HW_Read_Status (void) |
uint32_t | sah_HW_Read_Error_Status (void) |
uint32_t | sah_HW_Read_Op_Status (void) |
uint32_t | sah_HW_Read_DAR (void) |
uint32_t | sah_HW_Read_CDAR (void) |
uint32_t | sah_HW_Read_IDAR (void) |
uint32_t | sah_HW_Read_Fault_Address (void) |
uint32_t | sah_HW_Read_MM_Status (void) |
uint32_t | sah_HW_Read_Config (void) |
void | sah_HW_Write_Command (uint32_t command) |
void | sah_HW_Write_Control (uint32_t control) |
void | sah_HW_Write_Config (uint32_t configuration) |
void | sah_HW_Write_DAR (uint32_t pointer) |
Variables | |
uint32_t | dar_count |
Provides an interface to the SAHARA hardware registers.
#define SAH_HDR_LLO 0x01000000 |
The "link-list optimize" bit in the Header of a Descriptor
uint32_t sah_HW_Read_CDAR | ( | void | ) |
Read SAHARA hardware CDAR Register.
This function reads the SAHARA hardware Current Descriptor Address Register.
References os_read32.
Referenced by sah_HW_Reset().
uint32_t sah_HW_Read_Config | ( | void | ) |
Read SAHARA Configuration Register.
This function reads the SAHARA hardware Configuration Register.
References os_read32.
Referenced by sah_HW_Reset().
uint32_t sah_HW_Read_Control | ( | void | ) |
Read SAHARA hardware Control Register.
This function reads the SAHARA hardware Control Register.
References os_read32.
Referenced by sah_HW_Set_HA().
uint32_t sah_HW_Read_DAR | ( | void | ) |
Read SAHARA hardware DAR Register.
This function reads the SAHARA hardware Descriptor Address Register.
References os_read32.
Referenced by sah_Handle_Interrupt(), and sah_Queue_Manager_Prime().
uint32_t sah_HW_Read_Error_Status | ( | void | ) |
Read SAHARA hardware Error Status Register.
This function reads the SAHARA hardware Error Status Register.
References os_read32.
Referenced by sah_Handle_Interrupt(), and sah_HW_Reset().
uint32_t sah_HW_Read_Fault_Address | ( | void | ) |
Read SAHARA Fault Address Register.
This function reads the SAHARA hardware Fault Address Register.
References os_read32.
Referenced by sah_Handle_Interrupt(), and sah_HW_Reset().
uint32_t sah_HW_Read_IDAR | ( | void | ) |
Read SAHARA hardware IDAR Register.
This function reads the SAHARA hardware Initial Descriptor Address Register.
References os_read32.
Referenced by sah_Handle_Interrupt(), and sah_HW_Reset().
uint32_t sah_HW_Read_MM_Status | ( | void | ) |
Read SAHARA hardware MM Stat Register.
This function reads the SAHARA hardware Multiple Master Status Register.
References os_read32.
uint32_t sah_HW_Read_Op_Status | ( | void | ) |
Read SAHARA hardware Op Status Register.
This function reads the SAHARA hardware Op Status Register.
References os_read32.
Referenced by sah_Handle_Interrupt().
uint32_t sah_HW_Read_Status | ( | void | ) |
Read SAHARA hardware Status Register.
This function reads the SAHARA hardware Status Register.
References os_read32.
Referenced by sah_HW_Reset(), sah_Intr_Top_Half(), sah_postprocess_queue(), and sah_Wait_On_Sahara().
uint32_t sah_HW_Read_Version | ( | void | ) |
Read SAHARA hardware Version Register.
This function reads the SAHARA hardware Version Register.
References os_read32.
Referenced by OS_DEV_INIT().
int sah_HW_Reset | ( | void | ) |
SAHARA hardware reset function.
This function resets the SAHARA hardware. The following operations are performed: 1. Resets SAHARA. 2. Requests BATCH mode. 3. Enables interrupts. 4. Requests Little Endian mode.
References sah_Head_Desc::desc, sah_Desc::header, sah_Desc::len1, sah_Desc::len2, sah_Desc::next, os_alloc_memory, os_cache_clean_range, os_cache_inv_range, OS_ERROR_FAIL_S, OS_ERROR_OK_S, os_free_memory, os_pa, os_printk, sah_Desc::ptr1, sah_Desc::ptr2, sah_Alloc_Head_Descriptor(), sah_Free_Head_Descriptor(), sah_HW_Read_CDAR(), sah_HW_Read_Config(), sah_HW_Read_Error_Status(), sah_HW_Read_Fault_Address(), sah_HW_Read_IDAR(), sah_HW_Read_Status(), sah_HW_Write_Command(), sah_HW_Write_Config(), sah_HW_Write_Control(), sah_HW_Write_DAR(), and sah_Wait_On_Sahara().
Referenced by OS_DEV_INIT(), OS_DEV_IOCTL(), and sah_reset_sahara_request().
fsl_shw_return_t sah_HW_Set_HA | ( | void | ) |
SAHARA hardware enable High Assurance mode.
This function enables High Assurance mode.
References FSL_RETURN_INTERNAL_ERROR_S, FSL_RETURN_OK_S, sah_HW_Read_Control(), and sah_HW_Write_Control().
Referenced by OS_DEV_IOCTL().
void sah_HW_Write_Command | ( | uint32_t | command | ) |
Write to SAHARA hardware Command Register.
This function writes a command to the SAHARA hardware Command Register.
command | An unsigned 32bit command value. |
References os_write32.
Referenced by sah_HW_Reset().
void sah_HW_Write_Config | ( | uint32_t | configuration | ) |
Write to SAHARA hardware Configuration Register.
This function writes a configuration value to the SAHARA hardware Configuration Register.
configuration | An unsigned 32bit configuration value. |
References os_write32.
Referenced by sah_HW_Reset().
void sah_HW_Write_Control | ( | uint32_t | control | ) |
Write to SAHARA hardware Control Register.
This function writes a control value to the SAHARA hardware Control Register.
control | An unsigned 32bit control value. |
References os_write32.
Referenced by sah_HW_Reset(), and sah_HW_Set_HA().
void sah_HW_Write_DAR | ( | uint32_t | pointer | ) |
Write to SAHARA Descriptor Address Register.
This function writes a descriptor address to the SAHARA Descriptor Address Register.
pointer | An unsigned 32bit descriptor address value. |
References dar_count, and os_write32.
Referenced by sah_Handle_Interrupt(), sah_HW_Reset(), and sah_Queue_Manager_Prime().
sah_Execute_Status sah_Wait_On_Sahara | ( | void | ) |
Polls Sahara to determine when its current operation is complete
References sah_HW_Read_Status().
Referenced by sah_HW_Reset().
uint32_t dar_count |
Number of descriptors sent to Sahara. This value should only be updated with the main queue lock held.
Referenced by sah_HW_Write_DAR().
© Freescale Semiconductor, Inc., 2007.
All rights reserved. Freescale Confidential Proprietary NDA Required |
![]() |