This structure lists all of the fields in the SSI_NETWORK hardware register. More...
This structure lists all of the fields in the SSI_NETWORK hardware register.
Codec secondary receive channel gain setting - 2 bits
Codec secondary receive timeslot - 2 bits
Codec summed receive signal gain setting
Codec timeslot assignment - 2 bits
Codec secondary transmit timeslot - 2 bits
Stereo DAC secondary receive channel gain setting - 2 bits
Stereo DAC secondary receive timeslot - 2 bits
Stereo DAC timeslot assignment - 2 bits
Stereo DAC summed receive signal gain setting
© Freescale Semiconductor, Inc., 2007.
All rights reserved. Freescale Confidential Proprietary NDA Required |
![]() |