mt9v111_coreReg Struct Reference

Data Fields

u32 addressSelect
u32 columnStart
u32 windowHeight
u32 windowWidth
u32 horizontalBlanking
u32 verticalBlanking
u32 outputControl
u32 rowStart
u32 pixelClockSpeed
u32 restart
u32 reset
u32 zoomColStart
u32 zomRowStart
u32 digitalZoom
u32 readMode
u32 green1Gain
u32 testData
u32 chipEnable

Detailed Description

Mt9v111 Core Register structure.


Field Documentation

select address bank for Core Register 0x4

Referenced by mt9v111_config(), and mt9v111_sensor_lib().

Image core Registers written by image flow processor

Starting Column

1 means zoom by 2

Referenced by mt9v111_config(), and mt9v111_sensor_lib().

Gain Settings

Horizontal Blank time, in pixels

Referenced by mt9v111_config(), and mt9v111_sensor_lib().

Register to control sensor output

pixel date rate

Referenced by mt9v111_config(), and mt9v111_sensor_lib().

Readmode: aspects of the readout of the sensor

Referenced by mt9v111_config(), and mt9v111_sensor_lib().

reset the sensor to the default mode

Abandon the readout of current frame

Starting Row

test mode

Vertical Blank time, in pixels

Referenced by mt9v111_config(), mt9v111_rate_cal(), and mt9v111_sensor_lib().

Window Height

Referenced by mt9v111_config().

Window Width

Referenced by mt9v111_config().

Row start in the Zoom mode

Referenced by mt9v111_config().

Column start in the Zoom mode

Referenced by mt9v111_config().

footer
©  Freescale Semiconductor, Inc., 2007.  All rights reserved.
Freescale Confidential Proprietary
NDA Required
doxygen