

Doc. Number:

Tentative Specification

Preliminary Specification

Approval Specification

# MODEL NO.: N156HGE SUFFIX: EAB

Customer:	
APPROVED BY	SIGNATURE
<u>Name / Title</u> Note	
Please return 1 copy for your con signature and comments.	firmation with your

Approved By	Checked By	Prepared By

5 May 2014



### **CONTENTS**

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	6
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	7
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	8
4.2. INTERFACE CONNECTIONS	8
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	14
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	15
4.4.1 DISPLAY PORT INTERFACE	15
4.4.2 COLOR DATA INPUT ASSIGNMENT	16
4.5 DISPLAY TIMING SPECIFICATIONS	17
4.6 POWER ON/OFF SEQUENCE	18
5. OPTICAL CHARACTERISTICS	21
5.1 TEST CONDITIONS	21
5.2 OPTICAL SPECIFICATIONS	21
6. RELIABILITY TEST ITEM	25
7. PACKING	26
7.1 MODULE LABEL	26
7.2 CARTON	27
7.3 PALLET	28
7.4 UN-PACKAGING METHOD	29
8. PRECAUTIONS	30
8.1 HANDLING PRECAUTIONS	30
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCE	36

5 May 2014

2/46 TI



Appendix. LCD MODULE HANDLING MANUAL	42
Appendix. LCD MODULE HANDLING MANUAL	41

5 May 2014



#### **REVISION HISTORY**

Version	Date	Page	Description
1.0	Mar.17.2014	All	Preliminary Spec Ver.1.0 was first issued.



#### **1. GENERAL DESCRIPTION**

#### **1.1 OVERVIEW**

N156HGE-EAB is a 15.6" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

#### **1.2 GENERAL SPECIFICATIONS**

Item	Specification	Unit	Note
Screen Size	15.6" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), High Resolution Adaptable AG (Haze 24%)	-	-
Luminance, White	220	Cd/m2	
Power Consumption	Total 3.426W (Max.) @ cell 0.858W (Max.), BL 2.568W (Max.)	1	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS =

3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \text{ °C}$ , whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	359	359.5	360	mm	
	Vertical (V)	206	206.5	207	mm	
Module Size	Vertical (V) with PCB & Bracket	-		224.3	mm	(1)
	Thickness (T)	-	3.02	3.2	mm	
Polarizer Area	Horizontal	347.06	347.36	347.66	mm	
Polarizer Area	Vertical	196.39	196.59	196.79	mm	
Active Area	Horizontal	344.06	344.16	344.26	mm	
	Vertical	193.49	193.59	193.69	mm	
	Weight	-	350	360	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.


Note (2) Dimensions are measured by caliper.



5 May 2014



**2.1 CONNECTOR TYPE** 



5 May 2014

6/46 Th



#### **3.2 ELECTRICAL ABSOLUTE RATINGS**

#### 3.2.1 TFT LCD MODULE

ltem	Symbol	Va	lue	Unit	Note	
	Cymbol	Min. Max.		Onic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	24	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

5 May 2014



#### 4. ELECTRICAL SPECIFICATIONS

**4.1 FUNCTION BLOCK DIAGRAM** 



#### 4.2. INTERFACE CONNECTIONS


**PIN ASSIGNMENT** 

Pin	Symbol	Description	Polarity	Remark
1	NC	No Connection (Reserved for LCD test)		
2	H_GND	High Speed Ground		
3	ML1-	Complement Signal-Lane 1	-	
4	ML1+	True Signal-Main Lane 1	+	
5	H_GND	High Speed Ground		
6	ML0-	Complement Signal-Lane 0	-	
7	ML0+	True Signal-Main Lane 0	+	
8	H_GND	High Speed Ground		
9	AUX+	True Signal-Auxiliary Channel	+	
10	AUX-	Complement Signal-Auxiliary Channel	-	
11	H_GND	High Speed Ground		
12	VCCS	Power Supply +3.3 V (typical)		
13	VCCS	Power Supply +3.3 V (typical)		
14	NC	No Connection (Reserved for INX test)		
15	GND	Ground		
16	GND	Ground		
17	HPD	Hot Plug Detect		
18	BL_GND	BL Ground		
19	BL_GND	BL Ground		
20	BL_GND	BL Ground		
21	BL_GND	BL Ground		
22	LED_EN	BL_Enable Signal of LED Converter		
23	LED_PWM	PWM Dimming Control Signal of LED Converter		
24	NC	No Connection (Reserved for LCD test)		
25	NC	No Connection (Reserved for LCD test)		
Vers	ion 1.0	5 May 2014		<b>B / 46</b> The



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



5 May 2014



#### **4.3 ELECTRICAL CHARACTERISTICS**

#### **4.3.1 LCD ELETRONICS SPECIFICATION**


Parameter		Symbol	Value			Unit	Note	
		Symbol	Min.	Тур.	Max.	Unit	NOLE	
Power Supply Voltag	Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	Higl	n Level		2.25	-	2.75	V	(4)
HFD	Low Level			0	-	0.4	V	(4)
HPD Impedance	HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)
Ripple Voltage			V <sub>RP</sub>	-	-	50	-	(1)
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	A	(1),(2)	
Power Supply Current Black		lcc	-	240	260	mA	(3)a	
		Black		-	230	250	mA	(3)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


Note (2)  $I_{\mbox{\scriptsize RUSH}}$  the maximum current when VCCS is rising

 $I_{\text{IS}}$ : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



#### VCCS rising time is 0.5ms



Version 1.0


### copyright belongs to InnoLux. Any unauthorized use is prohibited.

10/46 Th



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.




#### **4.3.2 LED CONVERTER SPECIFICATION**

Parameter		Question	Value			l locit	Note
		Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	ver supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	irrent	ILED <sub>RUSH</sub>	-	-	1.5	А	(1)
EN Control Level	Backlight On		2.2	-	5	V	(4)
EN CONTOLEVEI	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	9	R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190	-	1K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	168	203	214	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.



#### 5 May 2014




#### VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{PWM}$$
 should be in the range  
 $(N + 0.33) * f \le f_{PWM} \le (N + 0.66) * f$   
 $N$ : Integer  $(N \ge 3)$   
 $f$ : Frame rate

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



#### 5 May 2014


**13 / 46** T



#### 4.3.3 BACKLIGHT UNIT

					Ta =	25 ± 2 °C
Deremeter	Cumphiel		Value	الم:4	Nata	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(1)(2)(Duty(1000())
LED Light Bar Power Supply Current	IL	-	70	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	2.03	2.1	W	(3)
LED Life Time	L <sub>BL</sub>	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25  $\pm 2$  °C and I<sub>L</sub> = 14 mA (Per EA) until the brightness becomes  $\leq 50\%$  of its original value.




#### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	C <sub>AUX</sub>	75		200	nF	(2)

Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us. (2)The AUX AC Coupling Capacitor should be placed on Source Devices.

(3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1





#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[	Data		al							
	Color			Re						Gre							ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5 May 2014




#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	134.07	136.62	139.19	MHz	-
	Vertical Total Time	TV	1090	1100	1110	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	20	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2050	2070	2090	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	150	TH-THD	Tc	-

#### INPUT SIGNAL TIMING DIAGRAM




IIIC



#### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.



5 May 2014



Timing Specifications:

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below )
t4	Delay from HPD high to link training initialization	Source	-	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-

Version 1.0

#### 5 May 2014



t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t <sub>D</sub>	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	1	-	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	1	-	ms	-

Note (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:

- Upon LCDVCC power-on (within T2 max)
- When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- When no Main Link data, or invalid video data, is received from the Source. Black Video must be displayed within 50ms (max) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.



#### **5. OPTICAL CHARACTERISTICS**

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V <sub>cc</sub>	3.3	V
Input Signal	According to typical v	alue in "3. ELECTRICAL (	CHARACTERISTICS"
LED Light Bar Input Current	ΙL	70	mA


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		350	500	-	-	(2), (5) ,(7)	
Baananaa Tima	Response Time			-	3	8	ms		
Response nine		T <sub>F</sub>		-	8	13	ms	(3) ,(7)	
Average Luminance of White		Lave		185	220	-	cd/m <sup>2</sup>	(4), (6) ,(7)	
Red		Rx	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°		0.565		-		
	Iteu	Ry	Viewing Normal Angle		0.330		-		
	Green	Gx			0.323		-		
Color	Oreen	Gy		Тур –	0.577	Тур +	-	(1) ,(7)	
Chromaticity	Blue	Bx		0.03	0.160	0.03			
	Dide	By			0.145	0.03	-		
	White	Wx			0.313		-		
	WHILE	Wy			0.329		-		
Color gamut		C.G		40	45		%	(5),(7), (8)	
	Horizontal	$\theta_x$ +		40	45	-			
	HUHZUHIAI	θ <b>x</b> -	CR≥10	40	45	-	Dog	(1),(5),	
Viewing Angle	Vartical	$\theta_{Y}$ +	CR210	15	20	-	Deg.	(7)	
	Vertical	θ <sub>Y</sub> -		40	45	-			
White Variation		$\delta W_{5p}$	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	-	-	%	(5),(6) , (7)	
		δW13p	θ <b>x=0°</b> , θ <b>Y</b> =0°	65	-	-	%	(5),(6), (7)	



Note (1) Definition of Viewing Angle ( $\theta x, \theta y$ ):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time ( $T_R$ ,  $T_F$ ):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

 $L_{AVE} = [L (1)+L (2)+L (3)+L (4)+L (5)] / 5$ 

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 1.0


5 May 2014

22/46 TI




Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points  $\delta W_{5p} = \{ \text{Minimum } [L (1) \sim L (5)] / \text{Maximum } [L (1) \sim L (5)] \}^* 100\%$   $\delta W_{13p} = \text{Maximum } [L(1) \sim L(13)] / \text{Minimum } [L(1) \sim L(13)] * 100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



Note (8) Definition of color gamut (C.G%):


 $C.G\% = R G B / R_0 G_0 B_0,*100\%$ 

R<sub>0</sub>, G<sub>0</sub>, B<sub>0</sub>: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

R0 G0 B0 : area of triangle defined by R0, G0, B0

R G B: area of triangle defined by R, G, B



Ine



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60ºC, 240 hours	
Low Temperature Storage Test	-20ºC, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour $\longleftrightarrow$ 60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50ºC, 240 hours	
Low Temperature Operation Test	0ºC, 240 hours	(1) (2)
High Temperature & High Humidity Storage Test	40ºC, RH 90%, 240hours	(1) (2)
High Temperature & High Humidity Operation Test	50ºC, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of $\pm X, \pm Y, \pm Z$	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156HGE-EAB
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: X X X X X X X Y M D X N N N N



(d) Production Location: MADE IN XXXX.

(e) UL logo: "XXXX" especially stands for panel manufactured by INX satisfying UL requirement.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2011~2019


Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product



7.2 CARTON






Figure. 7-1 Packing method





#### 7.3 PALLET

Sea & Land Transportation




Figure. 7-2 Packing method



#### 7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-Packing method

5 May 2014



#### 8. PRECAUTIONS

#### **8.1 HANDLING PRECAUTIONS**

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### **8.3 OPERATION PRECAUTIONS**

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

#### 5 May 2014



#### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	C4	11000100
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	28	00101000
17	11	Year of manufacture (fixed year code)	17	00010111
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EF	11101111
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	05	00000101
27	1B	Rx=0.565	90	10010000
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.323	52	01010010
30	1E	Gy=0.577	93	10010011
31	1F	Bx=0.16	29	00101001
32	20	By=0.145	25	00100101
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	0000001
41	29	Standard timing ID # 2	01	00000001
Varaian		E May 2044	24 / 40	

Version 1.0

5 May 2014

31/46 7



<pre># 1 V active ("108a") # 1 V active ("108a") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : N sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("N") # 2 Character of Model name ("6") # 2 Character of Model name ("C") # 3 Character of Model name ("C") # 4 Character of Model name ("C") # 4 Character of Model name ("C") # 5 Character of Model name ("C")</pre>	38         14         40         2C         1C         24         00         58         C1         10         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         76         31         35         36         48         47         45         2D         45         41         42         0A	00010100           0100000           00101100           00101100           00101100           0010100           0010100           00100000           0101000           00000000           01011000           00010000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           00000000           01001100           00110011           01000101           01000101           010000101           01000010           01000010           00001010
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("6") # 2 Character of Model name ("E") # 2 Character of Model name ("A") # 3 Character of Model name ("A") # 4 Character of Model name ("A") # 5 Character of Model name ("A") # 2 Character of Model name ("A") # 3 Character of Model name ("A") # 4 Character of Model name ("A") # 5 Character of Model name ("A") # 5 Character of Model name ("A") # 5 Character of Model name ("A") # 6 Character of Model name ("A") # 7 Character of M	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         4E         31         35         36         48         47         45         2D         45         41         42	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("6") # 3 Character of Model name ("6") # 4 Character of Model name ("6") # 5 Character of Model name ("6") # 5 Character of Model name ("6") # 6 Character of Model name ("6") # 7 Character of Model name ("6") # 7 Character of Model name ("6") # 7 Character of	14         40         2C         1C         24         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         00         00         4E         31         35         36         48         47         45         2D         45         41	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("5") # 2 Character of Model name ("6") # 2 Character of Model name ("6") # 2 Character of Model name ("E") # 2 Character of Model name ("E") # 2 Character of Model name ("E")	14         40         2C         1C         24         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         4E         31         35         36         48         47         45         2D         45	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("5") # 2 Character of Model name ("6") # 2 Character of Model name ("G") # 2 Character of Model name ("G") # 2 Character of Model name ("E") # 2 Character of Model name ("-")	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00         00         00         00         00         00         00         00         00         00         00         00         31         35         36         48         47         45         2D	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : V sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("5") # 2 Character of Model name ("6") # 2 Character of Model name ("G")	14         40         2C         1C         24         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         4E         31         35         36         48         47	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : V sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 N boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("5") # 2 Character of Model name ("H")	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         18         00         00         00         18         00         00         31         35         36         48	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("5") # 2 Character of Model name ("6")	14         40         2C         1C         24         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         00         4E         31         35         36	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Character of Model name ("N") # 2 Character of Model name ("1") # 2 Character of Model name ("5")	14         40         2C         1C         24         00         58         C1         10         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         31         35	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N") # 2 Character of Model name ("N")	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         18         00         00         00         00         00         00         31	00010100 0100000 00101100 00010100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag # 2 Character of Model name ("N")	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00         FE         00         4E	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name # 2 Flag	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00         FE         00         00	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync pulse width ("2 : 4") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved # 2 ASCII string Model name	14 40 2C 1C 24 00 58 C1 10 00 00 18 00 00 00 FE	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag # 2 Reserved	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00         00         00         00         00         00         00         00         00         00         00         00	00010100 0100000 00101100 00010100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 # 2 Flag	14         40         2C         1C         24         00         58         C1         10         00         18         00         00         00	00010100 0100000 00101100 00011100 000000
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 H sync pulse width ("2 : 4") # 1 V sync offset : V sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2	14         40         2C         1C         24         00         58         C1         10         00         18         00	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	14         40         2C         1C         24         00         58         C1         10         00         18	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 H sync pulse width ("2 : 4") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 V image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0") # 1 V boarder ("0") # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	14         40         2C         1C         24         00         58         C1         10         00         00	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 H image size ("193 mm") # 1 H image size : V image size # 1 H boarder ("0")	14           40           2C           1C           24           00           58           C1           10           00	00010100 0100000 00101100 00011100 001001
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm") # 1 H image size : V image size	14           40           2C           1C           24           00           58           C1           10	00010100 0100000 00101100 00011100 001001
<pre># 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 V sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm") # 1 V image size ("193 mm")</pre>	14 40 2C 1C 24 00 58 C1	00010100 0100000 00101100 00011100 001001
<pre># 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 H sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width # 1 H image size ("344 mm")</pre>	14 40 2C 1C 24 00 58	00010100 0100000 00101100 00011100 001001
<pre># 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank # 1 H sync offset ("44") # 1 H sync pulse width ("28") # 1 V sync offset : V sync pulse width ("2 : 4") # 1 H sync offset : H sync pulse width : V sync offset : V sync width</pre>	14 40 2C 1C 24 00	00010100 0100000 00101100 00011100 001001
<ul> <li># 1 V active ("1080")</li> <li># 1 V blank ("20")</li> <li># 1 V active : V blank</li> <li># 1 H sync offset ("44")</li> <li># 1 H sync pulse width ("28")</li> <li># 1 V sync offset : V sync pulse width ("2 : 4")</li> </ul>	14 40 2C 1C 24	00010100 01000000 00101100 00011100 001001
<ul> <li># 1 V active ("1080")</li> <li># 1 V blank ("20")</li> <li># 1 V active : V blank</li> <li># 1 H sync offset ("44")</li> <li># 1 H sync pulse width ("28")</li> </ul>	14 40 2C 1C	00010100 01000000 00101100 00011100
<ul> <li># 1 V active ("1080")</li> <li># 1 V blank ("20")</li> <li># 1 V active : V blank</li> <li># 1 H sync offset ("44")</li> </ul>	14 40 2C	00010100 01000000 00101100
# 1 V active ("1080") # 1 V blank ("20") # 1 V active : V blank	14 40	00010100 01000000
≠ 1 V active ("1080") ≠ 1 V blank ("20")	14	00010100
# 1 V active ("1080")		
	20	00111000
# 1 H active : H blank	70	01110000
# 1 H blank ("150")	96 70	10010110
# 1 H active ("1920")	80	10000000
		00110101
		01011110
		00000001
Standard timing ID # 8	01	00000001
Standard timing ID # 7	01	00000001
Standard timing ID # 7	01	00000001
Standard timing ID # 6	01	00000001
Standard timing ID # 6	01	0000001
Standard timing ID # 5	01	0000001
Standard timing ID # 5	01	00000001
Standard timing ID # 4	01	00000001
Standard timing ID # 4	01	00000001
Standard timing ID # 3	01	00000001
	Standard timing ID # 4 Standard timing ID # 4 Standard timing ID # 5 Standard timing ID # 5 Standard timing ID # 6 Standard timing ID # 6 Standard timing ID # 7 Standard timing ID # 7	Standard timing ID # 301Standard timing ID # 401Standard timing ID # 401Standard timing ID # 501Standard timing ID # 501Standard timing ID # 501Standard timing ID # 601Standard timing ID # 601Standard timing ID # 701Standard timing ID # 701Standard timing ID # 801Standard timing ID # 801Standard timing ID # 801Standard timing ID # 801Standard timing ID # 75E




89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	0000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	0000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("5")	35	00110101
116	74	# 4 Character of Model name ("6")	36	00110110
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("G")	47	01000111
119	77	# 4 Character of Model name ("E")	45	01000101
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A	# 4 Character of Model name ("A")	41	01000001
123	7B	# 4 Character of Model name ("B")	42	01000010
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	1D	00011101

Version 1.0

5 May 2014




#### Appendix. OUTLINE DRAWING




Version 1.0


### 5 May 2014








SECTION A-A SCALE 5:1





DRIVER IC , FPC AND TCON LOCATION SEE NOTES FOR EXPLANATION

NDTES : 1. LCD MODULE INPUT CONNECTOR : I-PEX 20455-030E-12 DR TYCD 5-2069716-2. 2. IN DRDER TO AVDID ABNORMAL DISPLAY, PODLING AND WHITE SPOT, ND DVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN DR FOREIGN DBJECTS DYCR FPC, T-CON LOCATIONS. 3. LVDS CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE. <u>A</u>24. MODULE FLATNESS SPEC 0.6mm MAX 5. "()" MARKS THE REFERENCE DIMENSIONS.

Version 1.0

#### 5 May 2014

35/46




#### Appendix. SYSTEM COVER DESIGN GUIDANCE

0.	Permanent deformation of system cover after reliability test		
	System front-cover System rear-cover		
	System front-cover System rear-cover		
Definition	System cover including front and rear cover may deform during reliability test. Permanent deformation of system front and rear cover after reliability test should not interfere with panel. Because it may cause issues such as pooling, abnormal display, white spot, and also cell crack.		
1.	Design gap A between panel & any components on system rear-cover		
	Max. Thickness		
Definition	Gap between panel's maximum thickness boundary & system's inner surface components such as wire, cable, extrusion is needed for preventing from backpack or pogo test fail. Because zero gap or interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur. Flatness of panel and system rear-cover should be taken into account for gap design.		

5 May 2014

Ine








	Interference examination of antenna cable and WebCam wire			
	Interference examination of antenna cable and webCam with       WebCam       WebCam       WebCam     WebCam       Image: Colspan="2">Image: Colspan="2">Image: Colspan="2">Image: Colspan="2"       Image: Colspan="2"			
Definition	Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur.			
6	System rear-cover inner surface examination			
	Backlight Panel rear cover Burr PCB Step System rear-cover inner surface			
Definition	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.			
7 Tape/sponge design on system inner surface Panel rear-cover System rear-cover Tape/Sponge				
	Tape/Sponge			
	Tape/Sponge			
Definition	Panel rear-cover System rear-cover			
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in			
Definition 8	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in separate location may act as pressure concentration location.			

Version 1.0

5 May 2014

38 / 46 Th





# INNOLUX 群創光電


### PRODUCT SPECIFICATION

Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.				
12	Assembly SOP examination for system front-cover with Double tape design				
	Assembly Force System				
	LCD Double tape Backlight System rear-cover				
	Flat surface stage				
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.				
	This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the				
13	This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the				
	This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.  System front-cover assembly reference with Double tape design  Double tape  System  Front-cover  Height difference  System  rear-cover wall  Components stack (wire, spacer)				
13 Definition	This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.  System front-cover assembly reference with Double tape design  Double tape  LCD  LCD  Backlight  System  rear-cover wall  Components stack				

5 May 2014



Version 1.0



copyright belongs to InnoLux. Any unauthorized use is prohibited.

5 May 2014


41/46



#### Appendix. LCD MODULE HANDLING MANUAL

Purpose	incorrect ha • This manua • Any person	is prepared to prevent panel dysfu andling procedure. al provides guide in unpacking and hanc which may contact / related with panel ual to prevent panel loss.	lling steps.
1.	Unpacking		
		Open carton	Remove EPE Cushion
			$\Box$
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		






5 May 2014










5 May 2014

The





5 May 2014

Ine